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Wavelet transform toolAbstract Nowadays multilevel inverters (MLIs) have been preferred over conventional two-level
inverters due to reduced harmonic distortions, lower electromagnetic interference, and higher DC
link voltages. However, the increased number of components, complex PWM control, voltage-
balancing problem, and component failure in the circuit are some of the disadvantages. The topol-
ogy suggested in this paper provides a DC voltage in the shape of a staircase that approximates the
rectified shape of a commanded sinusoidal wave to the bridge inverter, which in turn alternates the
polarity to produce an AC voltage with low total harmonic distortion and power loss. This topol-
ogy requires fewer components and hence it leads to the reduction of overall cost and complexity
particularly for higher output voltage levels. The component fault diagnostic algorithm is developed
using wavelets transform tool. Finally an experimental prototype is developed and validated with
the simulation results.
 2016 Ain Shams University. Production and hosting by Elsevier B.V. This is an open access article under
the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Multilevel converter technologies have received greater atten-
tion in recent years, especially for their use in high powerapplications [1,2]. The increased attention is due to the fact
that the output waveforms are much improved when com-
pared to the two-level converter topologies. The voltage rating
of the converter is visibly increased due to the series connection
of the devices. Lai and Peng, introduced different multilevel
converters [3] based on the topology.
The general concept of MLIs involves utilizing a higher
number of active semiconductor switches to perform power
conversion in terms of small voltage steps and there are several
advantages and few disadvantages when compared with the
conventional power conversion approach [4–6]. The extensive
research has led to the introduction of novel converter topolo-n PWM
2 D.P. Garapati et al.gies and unique modulation strategies. Some of the applica-
tions for these suggested converters include industrial drives
[7], flexible AC transmission systems (FACTS) [8–10], and
vehicle propulsion [11,12].
Notably, multilevel converters are advisable for photo-
voltaic energy where efficiency and power quality are of an
immense concern. Consequently, some suggested topologies
have been configured where low switching frequency and high
power semiconductor devices are used, in which the presence
of low-order current harmonics makes worsen the configured
topologies despite the distortion reduction in the output volt-
age [13–15]. As well, use of unequal voltage source causes
the topology into asymmetrical cumbersome to deal with, since
the DC power supplies need to be arranged in relation estab-
lished among each supply, further requirement of different
rated power semiconductor switches is another setback [16–
18]. Song has suggested a topology where the DC supplies in
practice are reduced by a transformer which in turn increases
the weight and also not in economic means. Unlike, equal val-
ued DC supplies are employed for suggested configuration
which causes the topology into symmetrical that has the flexi-
bility to arrange the DC supplies easily to get the required out-
put voltage levels [19]. Further, Ebrahimi has proposed a new
multilevel converter topology with reduced number of switches
to obtain maximum levels at the output and the proposed algo-
rithm was optimized stipulated objectives, including minimiza-
tion of the required switches, gate driver circuits and
capacitors, and blocking voltage on switches [20]. It is
observed that the multi-levels are achieved through the cas-
caded arrangement of cells, in which the successive addition
of individual cells may bear equal blocking voltage, and the
outset cell undergoes high blocking voltage that causes device
failure.
This paper presents a general idea of the suggested topology
that requires less number of components compared to conven-
tional topologies. It is more efficient and reliable since the sug-
gested topology has polarity generation (PG) unit and level
generation (LG) unit which operate at line frequency and
high-frequency respectively.
The semiconductor device failure prominently causes the
fault in a power electronic circuit. Therefore a suitable fault
diagnostic procedure of suggested topology has become
mandatory. The output of the suggested topology is subjected
to wavelet transformation tool (WTT). Based on the WTT
coefficients for the fault-free circuit as well as simulated faults
for the suggested topology, fault dictionary has been framed.
Fault dictionary is being generated by extracting the standard
deviation of WTT coefficients. Extracted parameters are uti-
lized to develop the fault dictionary, which is later used to pre-
pare generalized algorithm for fault identification.
It is well known that the successful operation of any topol-
ogy depends on the selection of the control strategy. In general
space vector modulation (SVM) and multi carrier pulse width
modulation (MCPWM) will be used as modulation techniques.
The SVM technique is more constructive from the view of
switching timings and it requires additional effort for imple-
mentation [21–24]. From the literature, it is identified that
multi carrier sine pulse width modulation (MCSPWM) is com-
monly used control strategy for cascaded H-bridge inverters.
Moreover, different MCPWM strategies with different phase
relationship have been addressed; those are in-phase disposi-
tion (IPD), phase opposition disposition (POD), alternativePlease cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiphase opposition disposition (APOD). Out of which IPD or
PD strategy is selected to drive the suggested inverter and
can be extended to any number of voltage levels and it pro-
duces minimum harmonic distortion compared to other
PWM strategies [25–29]. In PD SPWM carriers do not coin-
cide and they have specific counteract from each other and also
in phase. On performing simulations for different MCPWM
techniques, IPD control strategy gave the best results. In view
of those results, in this paper IPD based SPWM technique is
incorporated to obtain switching pulses for the suggested con-
verter and these are elongated to multiple voltage levels. The
switching pulses generated using FPGA for the suggested
topology are also presented.2. Theoretical framework
2.1. Suggested multilevel topology
At traditional MLI, high-frequency power semiconductor
devices are adapted to generate an alternating waveform with
the fundamental frequency. However, there is no need to uti-
lize all of the switches for generating all voltage levels. The sug-
gested hybrid MLI topology consists of mainly two units, one
unit is used for generating the voltage levels of positive polar-
ity. This unit requires high-frequency power semiconductor
switches to generate the required number of levels by connect-
ing n-number of isolated DC voltage sources. The other unit is
called the PG unit and is responsible for generating an alter-
nating output voltage. This unit requires low-frequency power
semiconductor switches and operates as a single phase full
bridge (SPFB) inverter at line frequency.
The topology combines this high frequency and low-
frequency units to generate the required voltage levels at the
output side. In order to generate a complete multilevel output,
the zero and positive levels are generated by the LG unit and
these are in turn fed to a PG unit i.e. SPFB inverter for gener-
ation of the alternating output voltage waveform. In the sug-
gested topology, the number of IGBTs used is less compared
to the Cascaded H-Bridge (CHB) for any number of levels,
and the standing voltage on the switches of the suggested
topology is lower than the topology presented [14,15]. Never-
theless, CHB a variety of switches in terms of voltage rating
is required for topology considered in this work. Fig. 1 illus-
trates a fifteen level suggested symmetrical topology, and its
left half is a level generator comprises seven switches, six
diodes, and seven isolated DC sources which produce required
output voltage levels, whereas the right half which is the SPFB
inverter provides the alternating waveform with required
levels. Therefore, there is no need for all switches working
on high-frequency, thereby leading to simpler and more reli-
able control of the inverter and this also leads to reduction
of power loss in a circuit that is discussed in Section 2.3.
In order to achieve the next level, the whole module is to be
duplicated as in Fig. 1. Further, it can be adapted to the
required number of voltage levels by adding the required num-
ber of modules. It also provides further scope to 3-/ applica-
tions. Ref. [30] reveals that the voltage source requirement
would be the ratio of 1:3 with traditional CHB [31,32] in the
perspective of 3-/ application. The comparison between sug-
gested topology and conventional topologies is given in
Table 1. It can be clearly seen that the suggested topologywfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
.org/10.1016/j.asej.2016.09.008
Figure 1 Schematic diagram of fifteen-level NEW MLDCLI in
single phase.
Minimization of power loss in newfangled cascaded H-bridge multilevel inverter 3requires less number of components. So an added advantage of
this topology is that it will occupy less space and produces the
required output with lesser distortions. The maximum output
voltage is obtained by adding the amplitude of all the DC
sources connected in the circuit. Therefore, the output voltage
levels are derived from the selection of individual DC source
and by the proper switching action of the power semiconduc-
tor switches.
VMaximum Output ¼
Xn
k¼1
Vk ð1Þ
The LG unit provides a DC bus voltage, with the shape of a
staircase that approximates the rectified waveform of the com-
manded sinusoidal voltage, to the PG unit, which in turn alter-
nates the voltage polarity to produce an AC voltage of a
staircase shape with required levels. Specifically, the LG unitTable 1 Number of components required for 15 Level Inverter stru
S.
no.
Multilevel inverter
structure
Cascaded H-
bridge
Diode
clamped
Flying
capacitor
1 Main switches 28 28 28
2 Bypass diodes 0 0 0
3 Clamping diodes 0 24 0
4 DC split capacitors 0 6 6
5 Clamping capacitors 0 0 12
6 DC bus capacitors/
isolated supplies
7 14 14
7 Total no of Components 35 72 60
Please cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiformed by the n series connected sub-cells to provide staircase
shaped DC bus voltage of n steps, to the PG unit which in turn
alternates the voltage polarity to produce an AC voltage of a
staircase shape with (2 * n+ 1) levels.
The active number of IGBTs in suggested topology
¼ L 1
2
 
þ 4
 
ð2Þ
Number of dc sources ¼ ðL 1Þ
2
ð3Þ
Number of Diodes ¼ ðL 3Þ
2
ð4Þ
where L is the number of levels.
To implement MCSPWM for ‘L’ level output, it requires
only half the number of carriers. The switching pulse required
for each switch is produced by triangular carriers of the same
amplitude and frequency and also shifted vertically in phase
with one another and comparing with the reference sine wave
as shown in Fig. 2. MCSPWM for fifteen-level conventional
converters uses fourteen carriers, but in this topology, seven
carriers, and one modulating signal are sufficient as shown in
Fig. 2. Here, reduction of the carrier signal is a commendable
achievement for inverter control as it generates only positive
polarity multilevel output voltage [30,33,34]. In order to avoid
unwanted voltage levels during switching cycles, the switching
patterns should be selected so that the switching transitions
become minimal during each mode. This will also help to
decrease switching power dissipation.
As mentioned above, one of the major advantages of this
topology is that it requires low-frequency switches in PG unit,
where a pair of switches only supplies load at line frequency
(50 Hz). Thus, the reliability of suggested topology is better
than CHB as per MIL-HDBK-217F (society of reliability engi-
neers). The switching states of the suggested symmetric 15 level
inverter are shown in Fig. 3.
2.2. Potentiality of proposed inverter
The switches used in the polarity generation (PG) unit of sug-
gested topology must be able to tolerate a voltage equal to the
rated output voltage of the level generation (LG) unit. The
switches in PG unit turn ON and OFF once during a funda-
mental cycle. Also, they are switched in zero voltage condition
caused by LG unit. In fact, the four mentioned switches
restrict the application of the proposed topology for high-cture per phase.
MLDCLI MLDCLI
topology in [25]
Suggested topology in
this paper
CHB DC FC
18 18 18 18 7
0 0 0 18 6
0 12 0 0 0
0 6 6 0 0
0 0 6 0 0
7 14 14 7 7
25 50 44 43 20
wfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
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Figure 2 PD SPWM carrier and modulator for LG unit.
Figure 3 Switching states of suggested MLI topology.
4 D.P. Garapati et al.voltage. It is found that this problem is not only for suggested
topology, but also topologies based on H-bridge
[14,15,18,20,30]. In these topologies, the switches of H-bridge
have to tolerate a voltage equal to the sum of all DC voltage
sources. As a result, it is necessary to determine the voltage
level in which the application of the suggested topology is
advantageous, and under this circumference series connection
of switches to withstand high-voltage should be avoided.
Assume that the highest voltage common commercial IGBT
has a voltage rating equal to VIGBT,max. Then, the maximum
operating voltage (three-phase line–line RMS voltage) of the
proposed topology can be written as follows:Please cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiVrated ¼
ﬃﬃﬃ
3
2
r
 VIGBTmax
a
ð5Þ
where Vrated is the rated three phase line-line RMS voltage of
the suggested topology, alpha is the safety factor of the IGBT
to ensure safe operation, this is selected based on the switching
conditions and it may be considered a= 1.7 [35].
For example QIS4506001 is the highest voltage (4500 V)
commercial availability, and IGBT means the rated 3-phase
line–line voltage will be equal to about 3.2 kV using Eq. (5).
If the suggested 15 level symmetric topology is considered to
produce such a voltage, the value of seven equal DC sourceswfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
.org/10.1016/j.asej.2016.09.008
Figure 5 Wavelet decomposition tree of a signal.
Minimization of power loss in newfangled cascaded H-bridge multilevel inverter 5will be 463.1 V. It is identified that 600 V, 1200 V and 1700 V
of each and four 3300 V commercially available IGBTs
(Table A3), and 600 V, 1200 V and 1700 V of each and three
3300 V commercially available diodes (Table A4) are required
for the LG unit to generate required levels and four 3300 V
commercially available IGBTs (CM400DY-66H) are used in
PG unit. It is very important to note that although these
switches are high voltage switches, they operate in fundamen-
tal frequency and zero voltage condition. If suggested topology
forces to operate beyond 4500 V, it is required to connect nec-
essary IGBTs in series to withstand the operating voltage [35].
2.3. Loss calculation
Total loss incurred in the suggested topology constitutes
switching and conduction losses.
2.3.1. Conduction loss
Let on-state saturation voltage be von(t) and current flow i(t)
then, power dissipation during conduction is given by (6)
and the same has to be extended to overall proposed inverter:
pðtÞ ¼ vonðtÞ  iðtÞ ð6Þ
As, VT and VD are the threshold voltages of power devices,
RT and RD are the equivalent resistances of the voltage drop
across the power devices, and b is a constant related to the
specification of the device. The instantaneous conduction
losses of IGBT (pCT(t)) and diode (pCD(t)) are given in (7)
and (8) respectively [35].
pCTðtÞ ¼ ½VT þ RTibðtÞiðtÞ ð7Þ
pCDðtÞ ¼ ½VD þ RDiðtÞiðtÞ ð8Þ
The number of on state IGBTs and diodes is NT(t) and
ND(t) respectively. The output current of MLI can be assumed
to be sinusoidal. Therefore, average conduction loss of LG
unit is represented by (9):
PC;LG ¼ 1p
Z p
0
NTðtÞ  PCTðtÞ þNDðtÞ  PCDðtÞ½ dðxtÞ ð9Þ
The output current of PG unit is considered to be sinu-
soidal as i(t) = Imsin(xt), and the conduction loss of the PG
unit is given by [35]
PC;PG¼
2
p VD;HImð1 cos/ÞþRD;HI
2
m
4
ð2/ sinð2/ÞÞ
h
þVT;HImð1þ cos/ÞþRT;HIbþ1m
R p
/ ðxtÞdðxtÞ
i
8><
>:
9>=
>; ð10ÞFigure 4 Down sampling de
Please cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiwhere / is the power factor angle and H indicates the param-
eter related to PG unit.
2.3.2. Switching loss
The switching losses of a typical power semiconductor device
can be evaluated with the linear approximation of current
and voltage during switching period (t) that includes turn-on
period (ton) and turn-off period (toff) [35]. Then turn-on loss
(Eon,J) of switch J is given by
Eon;J ¼
Z ton
0
vðtÞiðtÞdt ¼
Z ton
0
Vsw;J
ton
t
 
 I
ton
ðt tonÞ
 
dt
Eon;J ¼ 1
6
Vsw;JIton ð11Þ
where Vsw is on state voltage on the switch and I is the current
through the switch after turn-on.
Similarly turn-off loss (Eoff,J) is given below:
Eoff;J ¼ 1
6
V0sw;JI
0toff ð12Þ
where V0sw is off state voltage on the switch and I
0 is the current
through the switch before turn-off.
The switching losses are relevant to the number of switch-
ing transitions and also to the control scheme. Commonly
the average switching loss can be given for ith time as follows:
Psw ¼ 2fsw
XNswitch
J¼1
XNon;J
i¼1
Eon;Ji þ
XNoff;J
i¼1
Eoff;Ji
 !" #
ð13Þcomposition of the signal.
wfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
.org/10.1016/j.asej.2016.09.008
Figure 6 Iterative decomposition of the signal for two levels.
6 D.P. Garapati et al.where fsw is the switching frequency, Nswitch is switch number,
and Non,J and Noff,J are the number of turning on and off of
the Jth switch during a half fundamental cycle.
Therefore total power loss Ploss ¼ PC;LG þ PC;PG þ Psw ð14Þ3. Overview of wavelet transformation tool
The wavelet transformation tool (WTT) can be used to extract
data from fault transients quantitatively. It gives ‘‘when and
what” information about the noise affected the original signal
and it is immune to the noise and other uncertain factors in the
system. The implementation of the device fault detection using
wavelet transform is done by selecting the voltage/current
information of the signal from the output of MLI and analyz-
ing the signal using WTT.
A fifteen level proposed inverter with R load is developed in
MATLAB/Simulink and the output voltage is analyzed for
healthy and fault (open circuit and short circuit of the switch-
ing device). Then, the WTT is first applied to the signal by
choosing the mother wavelet, and the coefficients are decom-
posed for future extension of the analysis. Standard deviation
of all the detailed coefficients (up to five levels) is extracted
from the WTT and energy is computed. Further, normalized
energy values are derived to identify different fault conditions.
In the proposed MLI the output is composed of different cas-
caded cells; in case of failure of a switch at any level, the output
is constituted by remaining active cells. These are the root
causes of distortion in the expected output waveform which
is to be analyzed and identified using a suitable tool. Thus,
WTT in MATLAB/Simulink offers such analysis and it over-
comes the drawback in Fourier Transform (FT) by means of
window width, the short width window at high frequenciesPlease cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiand long width windows at low frequencies. So by using
WTT the information about time and frequency domains is
obtained [36,37]. The Wavelet is a continuous signal that satis-
fies the following properties:Z 1
1
wðtÞdt ¼ 0 ð15Þ
Z 1
1
jwðtÞj2dt < 1 ð16Þ
where
w(t) is defined as mother wavelet.
The continuous wavelet transform associated with this
wavelet is defined as follows:
CWTwf ðx; yÞ ¼
Z 1
1
fðtÞwxyðtÞdt ð17Þ
where
f(t) is the selected signal, and x and y are the translation and
dilation parameters respectively.
wxyðtÞ ¼
1ﬃﬃﬃ
x
p w t y
x
h i
x; y 2 R; x – 0 ð18Þ
By evaluating the CWT at dyadic intervals, the signal can
be represented compactly as
fðtÞ ¼
X1
k¼1
X1
j¼1
djðkÞ2j=2wð2 jt kÞ ð19Þ
where
dj(k) is called the discrete wavelet transform (DWT) of f(t).
An efficient way to calculate the wavelet coefficients is using
filters developed by Mallat in 1988. This practical filteringwfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
.org/10.1016/j.asej.2016.09.008
Figure 7 Test results of suggested topology for R-load, (a)
output voltage of LG unit, (b) load voltage and current waveforms
without filter,and (c) load voltage and current waveforms with
filter.
Figure 8 Test results of suggested topology for RL-load, (a)
output voltage of LG unit, (b) load voltage and current waveforms
without filter, and (c) load voltage and current waveforms with
filter.
Minimization of power loss in newfangled cascaded H-bridge multilevel inverter 7algorithm yields a fast wavelet transform, a box into which a
signal passes, and out of which wavelets coefficients quickly
emerge. In wavelet analysis, we speak about approximation
and details, where approximations are high scale, low-
frequency components of selected signal, and the details are
the low scale, high-frequency components. The filtering pro-
cess closely looks as shown in Fig. 4.
Fig. 4 shows that detailed coefficients (D) mainly consist of
high-frequency noise and approximation coefficients (A)
mainly consist of low-frequency noise than the original signal.
The decomposition or filtering process can be iterated to many
levels based on the other information in the original signal and
that process is known as wavelet decomposition tree and is
shown in Fig. 5.
In practice, suitable number of iterations or decomposition
levels can be selected based on the nature of the signal as
shown in Fig. 6, or on suitable criteria can be made such asTable 2 R load parameter analysis.
Without filter
Vrms Irms VTHD% ITHD%
245.5 24.55 4.16 4.16
Please cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doienergy and entropy. In this paper open circuit and short circuit
fault of a switch is considered and the analysis is made by com-
paring the detailed coefficients of output voltage and current
waveforms of different combinations of switch faults with
respect to healthy condition. Total Harmonic distortion
(THD) of the signal using WTT is calculated using the follow-
ing equation:
%THD ¼
1
Di
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
d21 þ d22 þ d23 þ :::::þ d2i
q
1
Di
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
a21 þ a22 þ a23 þ :::::þ a2i
p ð20Þ
where
Di =Decomposition at ith level
di = detailed coefficient at ith level
ai = approximate coefficients at ith level.With filter
Vrms Irms VTHD% ITHD%
245.1 24.51 2.54 2.54
wfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
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Table 3 RL load parameter analysis.
Without filter With filter
Vrms Irms VTHD% ITHD% Vrms Irms VTHD% ITHD%
245.6 24.56 4.4 3.06 245.5 24.5 3.83 2.33
Figure 9 Test results of suggested topology for 1  u induction motor load, (a) stator current in Amp, (b) rotor speed in rpm, and (c)
Torque in N m.
8 D.P. Garapati et al.3.1. Implementation of WTT for fault analysis
This section presents the fault analysis using WTT on the pro-
posed inverter with all types of loads. The analysis was carried
out using WTT in MATLAB/Simulink. The comparison of
detailed coefficients of an output voltage and currentwaveforms
under faulty and healthy conditions is done and an algorithm is
developed to identify the faulty device with respect to a healthy
condition. The procedure used to develop an algorithm is
depicted below.Please cite this article in press as: Garapati DP et al., Minimization of power loss in newfa
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doi.orgStep 1: Initialize the fault dictionary that contains
information about fault free (FF) and different
possible fault conditions of LG and PG unit
components. That is, healthy condition is designated as 1,
otherwise 0.
Step 2: Developed 15-level inverter is simulated using
MATLAB/Simulink as per the fault dictionary initialized
in step 1.
Step 3: Simulated output is imported to WTT
(one-dimensional discrete wavelet analysis tool).ngled cascaded H-bridge multilevel inverter using in-phase disposition PWM
/10.1016/j.asej.2016.09.008
Figure 10 Output voltage during fault, (a) S3, D1 and Sa switches are open and (b) S1 switch is open.
Figure 11 Signal decomposition using WTT.
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Figure 12 Comparison of %THD for open circuit fault concern
FFT and WTT.
10 D.P. Garapati et al.Step 4: The mother wavelet and decomposition levels are
chosen to analyze the signal without losing its original
information.
Step 5: The analysis is executed for above-stated operating
conditions; the corresponding standard deviation (SD)
value is imported to the same fault dictionary and fault
identification (ID) has been given for classification.
Further, test result is very much useful to do the post fault
analysis to identify the type of fault and faulty device.Figure 13 Experimental set
Please cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doi4. Result and discussion
4.1. Simulation environment
The topology proposed in Section 2 has been extended to 15
levels. The simulation is done using Matlab/Simulink software
7.9.0 (R2009b) version. The Sim-powersystems block in the
Matlab/Simulink is used to test the prototype of suggested
topology and the results are studied. The device fault identifi-
cation is done with the help of the wavelet tool box in Matlab/
Simulink. The performance of proposed topology has been
tested with R, RL and single phase induction motor load.
4.2. Simulation results
4.2.1. Case-I
In this case, the only R load is considered and the simulation is
carried out for 0.2 s. Fig. 7(a) represents the level attainment
on positive polarity and the same is fed to the polarity gener-
ation unit to arrive complete alternative supply. The complete
output voltage across R load and current waveform are shown
in Fig. 7(b) and it is observed that the voltage is alternative
nature, but not in purely sinusoidal. Hence the performance
is tested with filter arrangement and the corresponding output
voltage across the load and current waveform are illustrated in
Fig. 7(c). It seems to be sinusoidal in nature and the resultant
voltage and current harmonic values have been obtained
through the test and are presented in Table 2. It is recognized
that the percentage THD value falls below IEEE 519 harmonic
standard; hence, the proposed topology can supply R load
with satisfied level.
4.2.2. Case-II
The commonly available load has both R and L effects; hence,
the same tests are conducted and the test results have been pre-
sented in Fig. 8, where (a) shows voltage level attainment, (b)
represents output voltage across RL load and current wave-up of the proposed MLI.
wfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
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Figure 14 Pulses derived from ModelSim software.
Figure 15 Multi Level DC Link (MLDCL) output voltage.
Minimization of power loss in newfangled cascaded H-bridge multilevel inverter 11form without the filter, and (c) illustrates the response of pro-
posed topology for RL load with filter arrangement. More-
over, THD analysis was carried out for both the conditions
and the acceptable value of percentage of the THD is pre-
sented in Table 3.
4.2.3. Case-III
Practically major loads are induction motors; therefore, the
performance of the proposed topology is tested with a singlePlease cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiphase induction motor. The simulation results are presented
in Fig. 9, where (a) shows the main winding current. Once
the motor attains the rated speed, the main winding current
seems to be constant and sinusoidal in nature, and (b) and
(c) represent rotor speed and torque respectively.
When the load torque of 10 N m is applied for 0.5 s, motor
initially oscillates and then settles at steady state. The same
was repeated for load torque 30 N m and observed that the
electromagnetic torque oscillates steadily between maximumwfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
.org/10.1016/j.asej.2016.09.008
Figure 16 Test results of voltage across R load along with its
current waveform, (a) without and (b) with filter.
Figure 17 Test results of voltage across RL load along with its
current waveform, (a) without and (b) with filter.
12 D.P. Garapati et al.and minimum values of 10.2–9.8 N m and 30.1–29.2 N m
respectively. Moreover, oscillation due to load torque varia-
tion settles quickly. Therefore, it is recognized that the pro-
posed topology is practically suitable to feed induction motor.
4.3. Fault analysis
Let us consider two case studies based on simple logic consid-
ering fault free and open circuit fault.
4.3.1. Case I
The suggested topology is simulated without fault in circuit
i.e., S1–S7, D1–D6 and Sa–Sb are conducting properly to gen-
erate the 15-level output. The same signal is imported to WTT
for analysis as mentioned in Section 3.1 and it provides SD val-
ues for selected decomposition levels such as SD1 = 0.182
SD2 = 0.3073, SD3 = 0.553. The algorithm reflects the fol-
lowing test results:
S1–S7 [1 1 1 1 1 1 1], D1–D6 [1 1 1 1 1 1 ] and Sa–Sd [1 1 1 1]
FAULT ID: FF
Further, the test result confirms the fault free operation.Please cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doi4.3.2. Case II
Let us assume S3, D1 in LG unit and Sa in PG unit are open
circuited. The procedure as described in Section 3.1 is
repeated. At the end of the analysis the SD values are
SD1 = 29.81, SD2 = 38.64 and SD3 = 103.6. The algorithm
reflects the following test results:
S1–S7 [1 1 0 1 1 1 1], D1–D6 [0 1 1 1 1 1 ] and Sa–Sd [0 1 1 1]
FAULT ID: OF36
Moreover, the test result confirms the faulty devices.
Figs. 10 and 11 illustrate the corresponding output voltage
under a fault condition and WTT analyzer respectively. Addi-
tionally, the %THD can be computed using an FFT analyzer
for all possible open circuit faults and the same has been com-
pared with the value that has been obtained from WTT; the
result shows WTT computes the %THD accurately as shown
in Fig. 12.
4.4. Experimental framework
With the aim of results that have been discussed in Section 4.2,
the suggested topology was constructed using physical compo-
nents and an experimental setup was arranged as shown inwfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM
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Figure 18 Test results of voltage across motor load along with
its current waveform, (a) without and (b) with filter.
Table 4 Comparison of %THD on output for R load.
MI Switching frequency = 2 kHz Switching frequency =
Voltage THD Current THD Voltage THD
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
1 4.58 2.02 4.67 2.06 3.05 1.15
0.8 5.02 2.25 5.04 2.29 3.13 2.03
0.6 5.80 2.65 5.90 2.67 3.79 2.22
Table 5 Comparison of %THD on output for RL load.
M.I Switching frequency = 2 kHz Switching frequenc
Voltage THD Current THD Voltage THD
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
1 13.86 1.46 10.36 2.29 12.48 1.39
0.8 13.93 1.42 11.06 1.74 14.99 1.70
0.6 16.48 1.1 11.31 2.19 17.43 1.57
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and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doiFig. 13. The entire experimental setup was divided into four
modules and, was briefly discussed here.
Pulse generation module: SPARTAN-3A DSP [38,39] from
the FPGA family is considered as a pulse generation module
and the driving pulses as required patterns are developed using
VHDL. Further, the generated pulses are diagnosed using
ModelSim software which is illustrated in Fig. 14.
Gate driver module: TLP250 acts not only as a gate driving
circuit of IGBT but also optically isolates input-output.
Power module: The power module is constructed using the
following components:
IGBT switches: CT60
Forward path diodes: MUR3060
Bridge rectifier: KBPC608
Capacitor: 2350F/100 V.
Load and filter module: This module consists of R, RL and
Induction motor loads and LC filter having 15 mH inductance
and 4.7 lF capacitor that removes high-frequency switching
ripple present in the output.
4.5. Experimental results
4.5.1. Case studies
The experimental procedures are executed and the measure-
ments are carried out with a scale division of 5 A/div and
15 V/div for R and RL load and 30 V/div and 2.5 A/div for
Motor Load. Fig. 15 represents the output waveform of level
generation unit having only positive polarity that is obtained
experimentally with modulation index = 1 and switching fre-
quency = 2 kHz. After that, all the three cases which have
been discussed in Section 4.2 are tested practically and the test
results are presented in Figs. 16–18. Fig. 16(a) and (b) shows5 kHz Switching frequency = 10 kHz
Current THD Voltage THD Current THD
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
3.01 1.63 5.02 4.05 5.04 4.05
3.07 2.07 5.12 4.22 5.21 4.20
3.79 2.27 5.98 4.54 5.97 4.52
y = 5 kHz Switching frequency = 10 kHz
Current THD Voltage THD Current THD
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
9.17 2.54 16.49 5.13 9.36 7.38
10.61 2.87 18.65 5.89 8.29 7.42
11.68 3.14 19.43 5.91 8.84 7.83
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Table 6 Comparison of %THD on output for motor load.
M.I Switching frequency = 2 kHz Switching frequency = 5 kHz Switching frequency = 10 kHz
Voltage THD Current THD Voltage THD Current THD Voltage THD Current THD
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
Without
filter
With
filter
1 9.65 1.62 5.74 2.04 5.43 2.5 4.18 4.03 13.05 2.89 5.89 4.52
0.8 14.40 2.74 6.80 2.95 11.18 2.89 6.46 3.00 17.69 2.35 6.92 3.34
0.6 19.53 5.03 8.36 2.29 17.67 4.83 7.98 2.95 24.19 5.35 8.51 3.62
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Figure 19 Comparing total losses.
Table A1 Single-phase induction motor load
parameters.
kW 0.35
HP 0.5
Voltage 210–250 V
Frequency 50 Hz
RPM 1420
AMP 3.7
14 D.P. Garapati et al.the voltage across R load along with its current waveform
respectively in case of without and with filter. Fig. 17
(a) and (b) shows the voltage across RL load along with its cur-
rent waveform respectively in case of without and with filter.
Fig. 18 demonstrates the voltage fed to the single phase induc-
tion motor along with its current waveform. Moreover, the
steady state speed of the motor is measured as 1150 RPM
and 1167 RPM for without and with filter respectively.
4.5.2. Performance analysis
The applicability of the proposed topology for different
switching frequencies is verified by varying modulation index
(MI) and the test results are tabulated in successive tables.
Table 4 shows percentage voltage and current THD for the dif-
ferent MI values (1, 0.8 and 0.6) and the switching frequencies
of 2 kHz, 5 kHz and 10 kHz for R load. It is inferred from the
table that the content of percentage THD in case of with filter
reduces nearly half of the value than without the filter. More-
over, the proposed topology performs well for MI equal to 1
and also the performance has been turned fine at the switching
frequency of 5 kHz.
The percentage voltage and current THD for the different
MI values (1, 0.8 and 0.6) and the switching frequencies of
2 kHz, 5 kHz and 10 kHz for RL load are tabulated in Table 5.
The comparison reveals that the proposed topology is more
suitable to feed the RL load as the percentage THDs are
reduced maximum extent in the case of with a filter than the
without filter. Similarly, it exhibits better performance at MI
equal to 1 for all selected switching frequencies.
The performance of the proposed topology is experimen-
tally evaluated with induction motor load for the different
MI values (1, 0.8 and 0.6) and the switching frequencies ofPlease cite this article in press as: Garapati DP et al., Minimization of power loss in ne
and wavelet transform based fault diagnosis, Ain Shams Eng J (2016), http://dx.doi2 kHz, 5 kHz and 10 kHz, followed, the percentage voltage
and current THDs are presented in Table 6. It is recognized
that the proposed topology is practically suitable to feed the
induction motor load as the percentage THDs are reduced to
maximum possible level in case of with a filter than without fil-
ter. Correspondingly, the designed topology operates effec-
tively at MI equal to 1 for all selected switching frequencies.
Fig. 19 compares the total power loss occurring in the pro-
posed and classical cascaded H-bridge Inverter for the differ-
ent modulation index (MI). The total power loss is reduced
in the case of proposed topology as compared with classical
inverter for the same MI, as it requires less number of compo-
nents and very few switches will be in on-state at a time, so the
total power losses are also minimized compared to CHB.
5. Conclusion
A symmetric multi level inverter with the reduced number of
switches has been suggested in this paper, where the required
higher voltage level is achieved easily by duplicating the LG
unit. The suggested topology is simulated to observe the per-
formance for R, RL and induction motor load with and with-
out filters and the results show that the percentage THD is
reduced to an acceptable standard. The proposed topology is
investigated experimentally for the same loading condition to
validate the simulation results, and the test results prove that
the experimental setup is realized as the simulated one. The
performance of the designed topology is analyzed for different
MI at selected switching frequencies, and suitable operation
condition is derived. The loss comparison between traditional
and proposed inverters realizes the advantage of the suggested
MLI. Additionally, the developed algorithm for different fault
conditions using WTT is executed; the test result provides a
faulty device and its location in the topology which is very
much useful to the system analyzer. Therefore, it is concluded
that the suggested MLI is designed and performance has been
analyzed for different test conditions.
Appendix A
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Table A2 Sample fault dictionary for post fault analysis.
S1 S2 S3 S4 S5 S6 S7 D1 D2 D3 D4 D5 D6 Sa Sc SD1 SD2 SD3 FAULT_ID
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0.182 0.3073 0.553 FF
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 21.03 38 68.32 OF1
1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 22.39 21.34 57.42 OF2
1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 16.80 18.94 52.80 OF3
1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 18.71 15.62 43.60 OF4
1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 17.24 19.93 48.24 OF5
1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 18.81 16.8 48.04 OF6
. . . . . .
. . . . . .
. . . . . .
1 0 1 1 1 1 1 0 1 1 0 1 1 1 1 34.02 40.03 111.5 OF33
1 1 0 1 0 1 1 1 1 1 1 0 1 1 1 64.49 126 243.5 OF34
1 1 0 1 1 0 1 1 1 0 1 1 1 1 0 63.58 106.5 186.9 OF35
1 1 0 1 1 1 1 0 1 1 1 1 1 0 1 29.81 38.64 103.6 OF36
. . . . . .
. . . . . .
. . . . . .
Table A3 Commercial IGBT in different voltage ratings.
CM400DU-12NFH CM100DU-24NFH CM100DU-34KA CM400DY-66H QIS4506001 CM200HG-130H
600 V 1200 V 1700 V 3300 V 4500 V 6500 V
Table A4 Commercialdiodes different in voltage ratings.
MUR3060 RHRP30120 QRS171D001 QRD3310003 QRD4518001 DIM500ACM65
600 V 1200 V 1700 V 3300 V 4500 V 6500 V
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